

NOTES:
1.HSF Property:Comply iSupplier system HSF property attribute up-to-date value.

2018.06.15

INVENTEC			
TITLE MODEL,PROJECT,FUNCTION			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxxx-0-0	REV X01
SHEET 1 of 79			

Index

1 COVER
2 INDEX
3 BLOCK DIAGRAM
4 POWER PROCEDURE
5 POWER ADAPTOR
6 CHARGER
7 BATTERY/ADPTOR
8 P3V3A
9 P5V A
1 EMPTY
11 DDR POWER
12 P2V5
13 P1V8A
14 P1V A
15 VCORE CONTROLLER
16 VCORE
17 VCCGT
18 VCCSA
19 ENABLE PIN
2 SYSTEM POWER
21 PCB SCREW
22 DDR4-DIMM
23 DDR4-DIMM1
24 CPU-DDR
25 CPU-LPC, SPI, SMBUS, CLINK

26 GPIO2
27 MISC,HDA, JTAG,SDIO
28 PCIE, USB3, USB2
29 CLK, RTC, CFG
3 DDI,EDP,CSI2, EMMC
31 POWER MANAGEMENT
32 CPU-POWER1
33 CPU-POWER2
34 CPU-POWER3
35 CPU-GND, RSVD
36 EC NPCE285
37 KB CONN
38 TOUCH CONN/LID SWITCH
39 LEDS
4 FAN CONN
41 CODEC ALC255
42 SPEAKER & JACK
43 SATA HDD
44 WLAN/BT
45 LAN
46 TRANSFOMER
47 NGFF M.2 SSD
48 SD CARD READER
49 USB3. REDRIVER 1& 2
5 USB3. PORT 1&2


51 USB3. PORT 3
52 TYPEC ADP IN
53 TYPEC USB REDRIVER
54 USB TYPE C CONTROLLER
55 USB TYPEC CONN
56 EDP CONN
57 DP MUX
58 DP2HDMI CONVERTER
59 HDMI.2. CONN
6 DP2VGA CONVERTER
61 CRT CONN
62 TPM2.
63 EMPTY
64 EMPTY
65 GPU COVER
66 GPU-1
67 GPU-2
68 GPU-3
69 GPU-4
7 GPU-5
71 GDDR5 VRAM
72 GPU VCORE
73 DGPU_P1V35
74 DGPU_P1V S
75 DGPU_P1V8S
76 GPU POWER SEQUENCE 1
77 GPU POWER SEQUENCE 2
78 EMI/RF

INVENTEC

TITLE MODEL,PROJECT,FUNCTION INDEX			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		of 2 79	

CHANGE by	XXX	DATE	
PCB PIN	606xxxxxxxx	PCB VER	XXX-OCT-2002

KBL Block Diagram




INVENTEC

TITLE				
MODEL, PROJECT, FUNCTION				
Block Diagram				
SIZE	CODE	DOC NUMBER	REV	
A3	CS	1310xxxx-0-0	X01	
SHEET	3	of 79		

CHANGE by	XXX	DATE	21-OCT-2002
PCB PIN	60xxxxxxxxxx	PCB VER	XXX



D




C

C

B


B



A

A

CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET 5 of 79			



INVENTEC

TITLE

MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3

CODE CS

DOC.NUMBER
1310xxxxx-0-0

REV
X01

CHANGE by XXX

DATE 21-OCT-2002

PCB P/N 60xxxxxxxxxx

PCB VER XXX

SHEET 6 of 79





SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 8 of 79			

3	2	
---	---	--

D

D

C

C

B


B

A

A

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX			SHEET	10	of 79	

<h1>INVENTEC</h1>			
TITLE MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 10 of 79			





STATE	S3	S5	VTT	VTTREF
Normal	Hi	Hi	VTTREF	VDDQSNS/2
Standby	Lo	Hi	OFF (High-Z)	VDDQSNS/2
Shutdown	Lo	Lo	0V (Discharge)	0V (Discharge)



TITLE		MODEL,PROJECT,FUNCTION	
		Block	Diagram
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	
SHEET		11 of 29	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX




$$V_{OUT} = 0.6 \cdot (1 + (R_{640} / R_{60401}))$$

CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX	SHEET 13 of 79			

INVENTEC


TITLE	MODEL,PROJECT,FUNCTION
	Block Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 13 of 79			




SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		14 of 79	


7e2 6 f 91126 1d7 3a62b79 361



NOTE:ONE PHASE FOR U22



NOTE:NOT INSTALL FOR U22



INVENTEC

TITLE
Block Diagram

MODEL,PROJECT,FUNCTION
1310xxxxx-0-0

DOC.NUMBER
1310xxxxx-0-0

REV
X01

CHANGE by XXX
PCB P/N 60xxxxxxxxxxx

DATE
PCB VER XXX

21-OCT-2002

SHEET 16 of 79

D

C

B



A

D

C

B

A



3/2 CHANGE

INVENTEC				
TITLE				
MODEL,PROJECT,FUNCTION				
Block Diagram				
SIZE	CODE	DOC NUMBER	REV	
A3	CS	1310xxxxx-0-0	X01	
SHEET		17 of 79		

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

D

C

B


A

D


C

B

A




TDC=4A
MAX=5A




INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
Block		Diagram	
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 18 of 79			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX


3V & 5V




DDR




P1V8A




P1V A



PVCORE




EC POWER CONTROL
THERMAL SHUTDOWN



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC.NUMBER	REV
A3	C5	1310xxxxx-0-0	X01
SHEET	19 of 79		



D

C

B

A








D

C

B

A

REFERENCE 0~49(PCB SCREW)



INVENTEC



TITLE MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
------------	------------	-----------------------------	------------

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

SHEET 21 of 79



CHB SODIMM 1 H=4.15MM



NOTE:
SO-DIMM SPD ADDRESS IS 0X4A
SO-DIMM TS ADDRESS IS 0X34

PLACE C4120 WITHIN 200 MILS
FROM THE SODIMM - 1 (CN4125)

REFERENCE NUMBER:42 ~4299



6/11 CHANGE
BOM USE 6 26B 346601

INVENTEC

FILE	MODEL/PROJECT/FUNCTION	DOC NUMBER	REV
6 26B 346601	6 26B 346601	13100000-0-0	X01
SHEET	22	2	2

D

C

B

A



D

C

B

A

543016 6 .3.31: ALL UNUSED GPIOs (WHICH DEFAULT TO GPIO FUNCTIONALITY) DO NOT NEED TERMINATION



INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01


CHANGE BY	DATE	PCB VER
XENG>	21-OCT-2002	XVER>

SHEET 25 of 79

REFERENCE 4700~4949(PCH)
REFERENCE 4700~4949(PCH)

543 16 6 .3.31: ALL UNUSED GPIOs (WHICH DEFAULT TO GPIO FUNCTIONALITY) DO NOT NEED TERMINATION
543016 60.3.31: ALL UNUSED GPIOs (WHICH DEFAULT TO GPIO FUNCTIONALITY) DO NOT NEED TERMINATION


MB_ID	MB_ID2	MB_ID1
X01	0	0
AX1	0	1
AX2	1	0
MP	1	1






INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 26 of 79			


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX








CHANGE by	XJENG>	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XYVER>



REFERENCE 47 ~4949(PCH)



INVENTEC


TITLE	MODEL, PROJECT, FUNCTION
	Block Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		of 32	79

CHANGE by	XXX	DATE	
PCB P/N	6065XXXXXXXX	PCB VER	XVER OCT-2002





ROUTE VCCSENSE WITH 27.4OHM IMPEDANCE



REFERENCE:45 ~4949

CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	SHEET CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX	SHEET 34 of 79			




INTEL_H23951_BGA_1356P
For I²C Control Mode only(I2C_EN=H)
ADDR: I²C control bus address LSB. Internally pull down at 150kΩ, 3.3V I/O.
[ADDR] =
L: 0x20/0x21
H: 0x22/0x23


INVENTEC

TITLE				
MODEL,PROJECT,FUNCTION				
Block Diagram				
SIZE	CODE	DOC.NUMBER	REV	
A3	CS	1310xxxx-0-0	X01	
SHEET 35 of 79				

CHANGE by	X<ENG>	DATE	21-OCT-2002
PCB P/N	60xxxxxxx	PCB VER	X<VER>



ENTERY 6905K E28N 00R 28P



37D8 36B3 36A3

SCAN_IN<7..0>

0 SCAN_IN<0> D24 QF1 FI0402ML120C_LF_SMD_2P_DY

1 SCAN_IN<1> D241 QF1 FI0402ML120C_LF_SMD_2P_DY

2 SCAN_IN<2> D242 QF1 FI0402ML120C_LF_SMD_2P_DY

3 SCAN_IN<3> D243 QF1 FI0402ML120C_LF_SMD_2P_DY

4 SCAN_IN<4> D244 QF1 FI0402ML120C_LF_SMD_2P_DY

5 SCAN_IN<5> D245 QF1 FI0402ML120C_LF_SMD_2P_DY

6 SCAN_IN<6> D246 QF1 FI0402ML120C_LF_SMD_2P_DY

7 SCAN_IN<7> D247 QF1 FI0402ML120C_LF_SMD_2P_DY

3/21 CHANGE



	Min(LED V _f : 3.5V)	Max(LED V _f : 2.9V)
Power consumption	228.71mA	320.2mA

SIZE A3	CODE CS	DOC. NUMBER 1310xxxx-0-0	REV X01
SHEET of 37 79			

CHANGE by	XXX	DATE		SIZE	CODE	1310xxxxx-0-0	X01
PCB P/N	6866-xxxxxxx	PCB VFR	XXX-OCT-2003	A3	CS		
				SHEET	of 37	79	



	1
--	---

D

C

B


A

D

C

B

A



INVENTEC

TITLE MODEL,PROJECT,FUNCTION
Block Diagram

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01



CHANGE by	DATE	PCB VER
XXX		
PCB P/N	66NGxxxxxxx	XX-OCT-2002

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

REFERENCE 4300~4349(FAN)
REFERENCE 4411~4449(THERMAL)


NOTES :

1. LEAD WIRE: UL10064 AWG#32 OD: 0.38±0.05mm(OR EQUIVALENT MATERIAL)
- PIN 1: RED WIRE -----(+)
- PIN 2: YELLOW WIRE -----(FG)
- PIN 3: BROWN WIRE -----(PWM)
- PIN 4: BLACK WIRE -----(-)




4/27 MODIFY PIN DEF.


FAN1 CN



REFERENCE NUMBER:4411~4449



FAN



B	C	D
---	---	---


A	B	C	D
---	---	---	---

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		of 40	79

CHANGE by	XXX	DATE	
PCB P/N	6ENGxxxxxxx	PCB VER	XX-OCT-2002

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



INVENTEC			
TITLE			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET 41 of 79			

AUDIO JACKS



41C7 SPK OUT R L P
41C7 SPK OUT R L N
41B7 SPK OUT R R N
41B7 SPK OUT R R P

ACES 50224 0040N_001_4P
6012B0069911
3/13 CHECK

RESERVE FOR EMI, PLACEMENT NEAR CONNECTOR

PCB layout for the audio section of the BLM15AG121SN1D_500MA module. The diagram shows two channels: MIC1 and MIC2. MIC1 is connected to CN_MIC (42C4) and SLEEVE (41C2). MIC2 is connected to MIC2_REF (41D2) and RING2 (41B2). Both channels include an EMI capacitor (C23 and C24) and an inductor (L600 and L601) connected to AGND_AUDIO. The layout is labeled with component values and pin numbers.

INVENTEC

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

D

D

C


C

B

B


A

A



REFERENCE 1300~1349(WLAN)

WIFI AND DEBUG CARD CO-LAYOUT CONNECTOR



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET	44	of 79	

CHANGE by	XXX	DATE	21-OCT-2002
PCB PIN	60xxxxxxxxxxx	PCB VER	XXX

LAN (Controller)

Location 4 ~ 469




Ver. 3_21 120807

The schematic check had some item must modify as below.

01. 請註記 P3V3A_LAN Rising time (10%~90%)要>0.5mS and <100mS.

02. LAN power Noise P3V3A_LAN < 200mV Vpeak to Vpeak.

03. LAN power Noise P1_LAN < 100mV Vpeak to Vpeak.

**INVENTEC**TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01




SHEET 45 of 79

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX


LAN (Transformer & RJ45)

Location 470 ~ 499

Ver.01_20120801




RJ-45



SINGA_2RJ1792_011111F_8P

4/27 MODIFY
6 26B 4357 1



INVENTEC


TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxx-0-0 REV X01

SHEET 46 of 79

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxx PCB VER XXX



NGFF SSD(PCIE/SATA 4X)



REFERENCE NUMBER:195 ~1999

INVENTEC


TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET	47	of	79



INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
DOCUMENT NUMBER			
SUB C	CODE CS	1310xxxx-0-0	REV X01
SHEET # 49 79			

CHANGE	DATE	21-OCT-2002
P3B DN	P3B VER	X01

USB 3. PORT1



7e2 6 f 91126 1d7 3a62b79 361

USB 3. PORT3



TITLE		MODEL,PROJECT,FUNCTION	
		Block	Diagram
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	
SHEET		51	of 79

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

D

C

B


A

D

C

B

A



INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01


CHANGE by	DATE
XXX	21-OCT-2002

PCB P/N	PCB VER
60xxxxxxxxxxx	XXX

SHEET 52 of 79

USB3 REDRIVER

REFERENCE 2600~2699(USB RESERVE)





INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01




CHANGE by	DATE
XXX	21-OCT-2002
PCB P/N	PCB VER
60xxxxxxxxxx	XXX

SHEET 53 of 79




Slave Addr	Ra 1%	Rb 1%
addr0	NC	10K
addr1	54.9K	12.1K
addr2	27.4K	15.8K
addr3	18.2K	22.1K

3/21 MODIFIED




Truth Table

SEL	OE	V+	V-
X	H	Hi-Z	Hi-Z
L	L	M+	M-
H	L	D+	D-



REFFE E 3 00~3 49(LCM)

EDP CONN




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block		Diagram	
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		56	of 79

CHANGE by	xxx	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	xxx

4-LANE DP1.2 DEMUX



PCy0 (3 level input)	I	AUX interception disable for Port y (y = 1, 2). Internal pull down at ~150KΩ, 3.3V I/O; PCy0 = L: AUX interception enable, driver configuration is set by link training (default) H: AUX interception disable, driver output with fixed 800mV and 0dB M: AUX interception disable, driver output with fixed 400mV and 0dB Overwritten by I2C register in I2C Control Mode
PCy1 (3 level input)	I	Output swing adjustment for Port y (y = 1, 2). Internal pull down at ~150KΩ, 3.3V I/O; PCy0 = L: default H: +20% M: -16.7% Overwritten by I2C register in I2C Control Mode



REFERENCE NUMBER:54 1~5499

CHANGE by	XXX	DATE	21-OCT-2002
PCB PIN	60xxxxxxxxxx	PCB VER	XXX

INVENTEC			
TITLE MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		57 of 79	

HDMI2.
REFERENCE 3200~3299(HDMI IC)
PS175

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block		Diagram	
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxxx-0-0	X01
SHEET		58 of 79	

CHANGE BY	xxx	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

D

C

B


A

D

C

B

A




INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
------------	------------	-----------------------------	------------

CHANGE by PCB P/N	XXX 60xxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	---------------------	-----------------	--------------------

SHEET 59 of 79



REFERENCE NUMBER:9 5 ~9 99

INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SUB	CODE	DOCNUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		#	75
1			

CHANGE	DATE	DATE	21-OCT-2002
PCB DYN	XXXX	PCB VER	XXX

REFERENCE NUMBER:9 5 ~9 99

CRT CONN

BOM NEED TO CHANGE TO 6012B07180 1

INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SUB CODE DOCNUMBER REV
A3 CS 1310xxxxx-0-0 X01

CHANGE D XXX DATE 21-OCT-2002
PCB DYN XXX PCB VER XXX

SHEET 61 # 79

D

C

B


A

D

C

B

A



INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
CHANGE by PCB P/N		DATE PCB VER	21-OCT-2002 XXX
60xxxxxxxxxxx		SHEET 62 of 79	

CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX	SHEET	63	of 79	

<h1>INVENTEC</h1>			
TITLE MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxxx-0-0	REV X01
SHEET		63	of 79

7e2	6	f	91126	1c	7	3a62b	79	3c	1	6	5	4	3	2	1
F															
E															
D															
C															
B															
A															
7e2	6	f	91126	1c	7	3a62b	79	3c	1	6	5	4	3	2	1

INVENTEC

TITLE
MODEL,PROJECT,FUNCTION

SUB C	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		#	68 79

CHANGE D	XXX	DATE	21-OCT-2002
PCB DYN	60xxxxxxxxxx	PCB VER	X0VER>

NOTES:
1.HSF Property:Comply iSupplier system HSF property attribute up-to-date value.

```
6 19B1722 1 N16S-GTR-S-A2
6 19B172 4 1 MT51J256M32HF-7 (MICRON)
6 19B172 5 1 H5GC8H24AJR-R0C (HYNIX) 2018.03.20
```


[illegible]

Chen, Shane Huang, Vens		Shiu, Yih		<h1>INVENTEC</h1>			
DESIGN/DRAWER CHECK		DATE		TITLE MODEL, PROJECT, FUNCTION			
APPROVAL FILE NAME		PCB VER		SIZE CODE DOC NUMBER			
PCB PIN		SHEET		REV			

PIV35S_DGPU


PLACE NEAR GPU FOR FBA

PLACE CLOSE TO PIN FOR FBA




IC_BGA_NVIO0_2300_2300_195

U5



CAL IBRATION PIN GDDR5 DDR3

FB_CALX_PD_VDDQ	40.2	40.2
FB_CALX_PU_GND	40.2	42.2
FB_CALX_TERM_GND	60.4	51.1



PIV35S_DGPU


3/13 CHANGE

NVIDIA_N16S_GM_BGA_595P

IC_BGA_NVIO0_2300_2300_195

6019B1375301

U5




NVIDIA_N16S_GM_BGA_595P

6019B1375301


PVCORE_DGPU

35A

PLACE UNDER GPU FOR FBB



PLACE NEAR GPU




NVIDIA_N16S_GM_BGA_595P

6019B1375301

IC_BGA_NVIO0_2300_2300_195


U5000




NVIDIA_N16S_GM_BGA_595P

6019B1375301

PLACE CLOSE TO PIN




85MA



IC_BGA_NVIO0_2300_2300_195

U5000




NVIDIA_N16S_GM_BGA_595P


6019B1375301

TITLE	MODEL/PROJECT/FUNCTION	REV
Block Diagram		
SUB	CODE	DOCNUMBER
A3	13100000000000000000	0-0
SHEET	68	# 75


CHANGE	XXX	DATE	21-OCT-2002
PCB DN	XXXXXXXXXXXX	PCB VER	XXX




NVIDIA_N16S_GM_BGA_595P
6019B1375301



NVIDIA_N16S_GM_BGA_595P
6019B1375301



NVIDIA_N16S_GM_BGA_595P
6019B1375301



NVIDIA_N16S_GM_BGA_595P
6019B1375301

Table 10. Multi-Level Strap Differences

Physical Strapping Pin	GPU	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLCLK	N155-GV	PCL_DEVID[4]	SUB_VENDOR	PCL_DEVID[5]	PEX_PLL_EN_TERM
ROM_S1	N155-GM/GT	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_S0	N155-GV	RAIL_CFG[3]	RAIL_CFG[2]	RAIL_CFG[1]	RAIL_CFG[0]
STRAP0	N155-GV	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP1	N155-GV	USER[3]	USER[2]	USER[1]	USER[0]
STRAP2	N155-GM/GT	Reserved (keep pull-up and pull-down footprints and stuff S0KD pull-up)	Reserved (keep pull-up and pull-down footprints and stuff S0KD pull-up)	Reserved (keep pull-up and pull-down footprints and stuff S0KD pull-up)	Reserved (keep pull-up and pull-down footprints and stuff S0KD pull-up)
STRAP3	N155-GM/GT	300D_PADCFG[3]	300D_PADCFG[2]	300D_PADCFG[1]	300D_PADCFG[0]
STRAP4	N155-GM/GT	Reserved (keep pull-up and pull-down footprints and leave them no stuffed by default)	Reserved (keep pull-up and pull-down footprints and leave them no stuffed by default)	Reserved (keep pull-up and pull-down footprints and leave them no stuffed by default)	Reserved (keep pull-up and pull-down footprints and leave them no stuffed by default)
STRAP5	N155-GV	SMB3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP6	N155-GM/GT	Reserved (keep pull-up and pull-down footprints and leave them no stuffed by default)	Reserved (keep pull-up and pull-down footprints and leave them no stuffed by default)	Reserved (keep pull-up and pull-down footprints and leave them no stuffed by default)	Reserved (keep pull-up and pull-down footprints and leave them no stuffed by default)
STRAP7	N155-GV	PCIE_SPEED_CHA	PCIE_MAX_SPEED	DP_PLL_VDD33V	DP_PLL_VDD33V
STRAP8	N155-GM/GT	Reserved (keep pull-up and pull-down footprints and leave them no stuffed by default)	Reserved (keep pull-up and pull-down footprints and leave them no stuffed by default)	Reserved (keep pull-up and pull-down footprints and leave them no stuffed by default)	Reserved (keep pull-up and pull-down footprints and leave them no stuffed by default)

15.5.14 DEVID_SEL Strap

This strap selects the pre-programmed device IDs inside the NVIDIA GPU, replacing the PCL_DEVID straps. **This strap only exists in the GB2B-64 and GB4B-128 package GPUs. Set this strap to 0 by default.** Please refer to the latest GPU specific Platform Update Notification for the latest configuration.

15.5.15 PCIE_CFG Strap

This strap selects the pre-programmed PCIe settings inside the NVIDIA GPU, replacing 300D_PADCFG. **This strap only exists in the GB2B-64 and GB4B-128 package GPUs. Set this strap to 0 by default.** Please refer to the latest GPU specific Platform Update Notification for the latest configuration.

15.5.6 SMB_ALT_ADDR Strap

This strap is used to configure the I2CS address of a GPU or the I2CS slave address.

Table 15-8. I2CS Slave Address

SMBUS_ALT_ADDR	Description
0	0x7E (Default)
1	0x7C (Multi-GPU usage)

15.5.5 VGA_DEVICE Strap

The VGA_DEVICE strap is used to identify the device type (or class code) of the GPU within the PCI configuration space. Set 3D Acceleration Device for GPU in Optimus configuration or secondary GPU in SLI configuration.


Table 15-7. VGA_DEVICE Settings

VGA_DEVICE	Description
0	Non-Primary 3D Acceleration Device (Class Code 302h)
1	Primary Display or VGA Device (Class Code 300h)

Table 15-15. SORx EXPOSED - Display Link to Usage Bit Mapping

Display	HWIDP	DVI	LVS	SP	Not in Use
Standard Mode	FFAB	SOR0_EXP = 1	SOR0_EXP = 0	SOR0_EXP = 0	
	FFAC	SOR1_EXP = 1	SOR1_EXP = 0	SOR1_EXP = 0	
	FFAD	SOR2_EXP = 1	SOR2_EXP = 0	SOR2_EXP = 0	
	FFAE	SOR3_EXP = 1	SOR3_EXP = 0	SOR3_EXP = 0	
Split Mode AB	FFA	SOR0_EXP = 1	SOR0_EXP = 1	SOR0_EXP = 0	
	FFB	SOR1_EXP = 1	SOR1_EXP = 1	SOR1_EXP = 0	
	FFC	SOR2_EXP = 1	SOR2_EXP = 1	SOR2_EXP = 0	
	FFD	SOR3_EXP = 1	SOR3_EXP = 1	SOR3_EXP = 0	
Split Mode EF	FFE	SOR0_EXP = 1	SOR0_EXP = 0	SOR1_EXP = 0	
	FFB	SOR1_EXP = 1	SOR1_EXP = 0	SOR2_EXP = 0	
	FFC	SOR2_EXP = 1	SOR2_EXP = 0	SOR3_EXP = 0	
	FFD	SOR3_EXP = 1	SOR3_EXP = 0	SOR0_EXP = 0	

Note: GB2B-64 package GPUs are configured with no display output to all links are considered Not in Use.



Resistor Values

Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99 k	1000	0000
10.0 k	1001	0001
15.0 k	1010	0010
20.0 k	1011	0011
24.9 k	1100	0100
30.1 k	1101	0101
34.8 k	1110	0110
45.3 k	1111	0111

4/27 MODIFY

VENDER	DENSITY	VENDER PN	IEC PN	STRAP	PU R5061	PD R5056
HYNIX	256MX16	H5GC8H24AJR-R0C	6 19B17205 1	0X9	10K	UNSTUFF
MICRON	256MX16	MT51J256M32HF-70-B		0X8	4.99K	UNSTUFF
MICRON	256MX16	MT51J256M32HF-70-A		0X1	UNSTUFF	10K

MEMORY: FBA Partition 31..
MEMORY: FBA Partition 63..32

M3=U55
NON MIRROR

U55

P1V35S_DGPU

M4=U55 1
MIRROR

U55 1


P1V35S_DGPU

INVENTEC


MODEL,PROJECT,FUNCTION			
Block Diagram			
SUR C	CODE CS	DOCNUMBER 1310xxxxx-0-0	REV X01
SHEET # 71		79	

CHANGE PCB DN XXX
DATE PCB VER 1.0 202002

5/ 4 CHANGE



CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VFR	XXX	SHEET		72	of 79		



CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET 73 of 79			



INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 74 of 79			

8	7	6	5	4	3	2	1
D							
C							
B							
A							
8	7	6	5	4	3	2	1

INVENTEC			
TITLE MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		75 of 79	


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

8		7		6		5		4		3		2		1																	


INVENTEC			
TITLE MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 77 of 79			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

RF&EMI



ACER LESSON LEARN



INVENTEC

TITLE				MODEL PROJECT FUNCTION			
Block Diagram				DOC NUMBER			
SIZE				REV			
A3				X01			

CHANGE BY	XXX	DATE	21-OCT-2002
PCB PIN	60xxxxxxxxxxxx	FEVER	XXX

SHEET	78	of	79
-------	----	----	----

8		7		6		5		4		3		2		1																	
8		7		6		5		4		3		2		1																	

CHANGE by				XXX				DATE		21-OCT-2002			
PCB P/N				60xxxxxxxxxx				PCB VER		XXX			

SIZE	CODE	DOC.NUMBER		REV
A3	CS	1310xxxxx-0-0		X01
SHEET		79 of 79		

INVENTEC				
TITLE				
MODEL,PROJECT,FUNCTION				
Block Diagram				

INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		79 of 79	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX